

Tech & Teach

Digital Chip Design Program

RTL Design

Task #08

Farah Alyahya

Rana Alsubaihi

Joud Almshari

Tala Alrsheed

Hoor Alkhedairi

Horiah Alqufaydi

Sandra Alomar

14/7/2026


Sequential Datapath Design Part 2

Version 1.0

Task #1.1

1.1.1.1

```
1 module top (  
2     input logic clk,  
3     output logic [3:0] Q  
4 );  
5  
6     always_ff @(posedge clk ) begin  
7  
8         Q <= Q + 1'b1;  
9     end  
10 endmodule
```




```

1  `timescale 1ns / 1ps
2
3  module Counter_tb;
4
5      logic clk;
6      logic [3:0] Q;
7
8      top uut (
9          .clk(clk),
10         .Q(Q)
11     );
12
13     always begin
14         #5 clk = ~clk;
15     end
16
17     initial begin
18         clk = 0;
19         force uut.Q = 4'b0000;
20         #1;
21         release uut.Q;
22
23         $monitor("Time = %0t | Q = %d (%b)", $time, Q, Q);
24
25         #200;
26         $finish;
27     end
28 endmodule

```



Tech & Teach




Task #1.2

1.2.1

1.2.2

```
1 module top (  
2     input logic clk,  
3     input logic rstn, // Added in Task2 <Asynchronous Active-Low Reset>  
4     input logic en, // Added in Task2 <Synchronous Active-High Enable>  
5     output logic [3:0] Q  
6 );  
7  
8 always_ff @(posedge clk or negedge rstn ) begin // Updated: negedge of rstn  
9     if (!rstn)  
10        Q <= 4'b0000; // Added in Task2 to Clear counter immediately when reset is active  
11    else if (en) // Updated: Counter only increments when enable is high  
12        Q <= Q + 1'b1;  
13    end  
14 endmodule
```




1.2.3

```

1  `timescale 1ns / 1ps
2  module Counter_tb;
3
4      logic rstn, en , clk;
5      logic [3:0] Q;
6
7      top dut(
8          .clk(clk),
9          .rstn(rstn),
10         .en(en),
11         .Q(Q)
12     );
13
14     always #5 clk = ~clk;
15
16     initial begin
17         clk = 0;
18         rstn = 0;
19         en = 0;
20
21         #3 rstn = 1;
22
23         #7 en = 1;
24
25         #160;
26
27         en = 0;
28         #30;
29
30         en = 1;
31         #20;
32         rstn = 0;
33         #10;
34         rstn = 1;
35
36         #50 $finish;
37     end
38 endmodule

```





Task #1.3

```

1 module top_design (
2     input  clk, rstn, en,
3     output [3:0] QF, QF2, QF4, QF8
4 );
5     logic clk_div2, clk_div4, clk_div8;
6
7     clockDivider clk_div_inst (clk, rstn, clk_div2, clk_div4, clk_div8);
8     top CounterF (clk, rstn, en, QF);
9     top CounterF2 (clk_div2, rstn, en, QF2);
10    top CounterF4 (clk_div4, rstn, en, QF4);
11    top CounterF8 (clk_div8, rstn, en, QF8);
12
13 endmodule

```







```

1  `timescale 1ns / 1ps
2  module tb_top();
3      logic clk, rstn, en;
4      logic [3:0] QF, QF2, QF4, QF8;
5
6      top_design dut (clk, rstn, en, QF, QF2, QF4, QF8);
7
8      always #5 clk = ~clk;
9
10     initial begin
11         clk = 0; rstn = 0; en = 0;
12         #12 rstn = 1;
13         #10 en = 1;
14         #150;
15         en = 0;
16         #30 $finish;
17     end
18 endmodule

```



Tech & Teach

Work distribution

Section	Farah&Joud	Tala&Horiah	Rana&Hoor&Sandra
Report	✓	✓	✓
Task 1.1	✓		
Task 1.2		✓	
Task 1.3			✓